QsNet II

QsNet II

QsNet II is the latest generation of Quadrics Interconnect family products.
Quadrics QsNetII interfaces to the host computer through the standard IO PCI-X bus"'.

Architecture

The architecture of the network interface has been developed to offload the entire task of interprocessor communication from the main processor, and to avoid the overhead of system calls for user process to user process messaging. QsNetII is designed for use within SMP systems — multiple, concurrent processes can utilise the network interface without any task switching overhead. A I/O processor offloads protocol handling from the main CPU. Local memory on the PCI card provides storage for buffers, translation tables and I/O adapter code. All the PCI bandwidth is available to data communication.

Components

QsNetII's core design is based on two ASICs: Elan4 and Elite4. Elan4 is a communication processor that forms the interface between a high-performance multistage network and a processing node with one or more CPUs. Elite4 is a switching component that can switch eight bidirectional communications links, each of which carrying data in both directions simultaneously at 1.3 GB/s.

Topology

Quadrics QsNetII interconnect like its predecessor QsNet uses a 'fat tree' topology, QsNetII scales up to 4096 nodes, each node might have multiple CPUs so that systems of >10,000 CPUs to be constructed. Multiple, parallel QsNet networks can be employed in a system to maintain the compute to communications ratio where high CPU count SMP nodes are employed.The fat tree topology is resilient with large amounts of redundancy in the higher levels of the switch.

Latency and Bandwidth

Performance depends on platform used and configuration of the system, QsNetII MPI latency on standard AMD Opteron starts at 1.22 μs; Bandwidth on Intel Xeon EM64T is 912 MB/s.

References

http://www.quadrics.com


Wikimedia Foundation. 2010.

Игры ⚽ Нужно решить контрольную?

Look at other dictionaries:

  • QsNet — коммуникационная среда от компании Quadrics, обеспечивающая задержки на уровне SCI и пропускную способность до 900 мегабайт/сек (QsNet II). Ввиду высокой стоимости оборудования QsNet, как правило, применяется для построения особо крупных… …   Википедия

  • QsNet — is a high speed interconnect designed by Quadrics used in HPC clusters, particularly Linux Beowulf Clusters. Although it can be used with TCP/IP; like SCI, Myrinet and Infiniband it is usually used with a communication API such as MPI or SHMEM… …   Wikipedia

  • Quadrics — logo de Quadrics. Quadrics est un développeur, constructeur de réseaux d interconnexion haute performance, et de logiciels pour les systèmes massivement parallèles. Sommaire 1 Généralités …   Wikipédia en Français

  • Quadrics — This is an article about the computing company, for use in mathematics, see quadric. Infobox Company name = Quadrics Ltd. type = Private Subsidiary genre = foundation = 1996 founder = location city = Bristol location country = UK locations = area …   Wikipedia

  • Meiko Scientific — Ltd. was a British supercomputer company based in Bristol, founded by members of the design team working on the INMOS transputer microprocessor. Contents 1 History 2 Computing Surface 2.1 MeikOS …   Wikipedia

  • Alenia Aeronautica — Infobox Company name = Alenia Aeronautica S.p.A. type = Private Subsidiary genre = foundation = 1990 founder = location city = Rome location country = Italy locations = area served = key people = industry = Aerospace and defence products =… …   Wikipedia

  • NUMAlink — is a system interconnect developed by SGI for use in its distributed shared memory ccNUMA computer systems. NUMAlink was originally developed by SGI for their Origin 2000 and Onyx2 systems. At the time of these systems introduction, it was… …   Wikipedia

  • QuadricsRms — Quadrics Software is available as RMS (Resource Management System) and Open SourceRMS and Open SourceRMS is a Cluster resource manager software package.Core components of the QsNet software release for Linux under the GNU General Public License… …   Wikipedia

  • List of network protocol stacks — Computer networks may be implemented using a variety of protocol stack architectures, computer buses or combinations of media and protocol layers, incorporating one or more of:* ARCNET * AppleTalk * ATM * Bluetooth * DECnet * Ethernet * FDDI *… …   Wikipedia

  • TERA-10 — est un supercalculateur français conçu et fabriqué par Bull SA. Il appartient à la Direction des Applications Militaires du CEA et se trouve à Bruyères le Châtel. Remplaçant le AlphaServer SC45, sa mise en service a débuté au début de l année… …   Wikipédia en Français

Share the article and excerpts

Direct link
Do a right-click on the link above
and select “Copy Link”