Wishbone (computer bus)

Wishbone (computer bus)

The Wishbone Bus is an open source hardware computer bus intended to let the parts of an integrated circuit communicate with each other. The aim is to allow the connection of differing cores to each other inside of a chip. The Wishbone Bus is used by many designs in the OpenCores project.

A large number of open-source designs for CPUs, and auxiliary computer peripherals have now been released with Wishbone interfaces. Many can be found at OpenCores, a foundation that attempts to make open-source hardware designs available.

Wishbone is intended to be a "logic bus." It does not specify electrical information or the bus topology. Instead, the specification is written in terms of "signals", clock cycles, and high and low levels.

This ambiguity is intentional. Wishbone is made to let designers combine several designs written in Verilog, VHDL or some other logic-description language for electronic design automation. Wishbone provides a standard way for these hardware logic designs (called "cores") to be combined.Wishbone is defined to have 8, 16, 32, and 64-bit buses. All signals are synchronous to a single clock but some slave responses must be generated combinatorially for maximum performance. Wishbone permits addition of a "tag bus" to describe the data, but reset, simple addressed reads and writes, movement of blocks of data, and indivisible bus cycles all work without tags. Wishbone is open source in order to make it easy for engineers and hobbyists to share public domain designs for hardware logic on the Internet. In order to prevent preemption of its technologies by aggressive patenting, the Wishbone spec includes examples of preexisting art, to prove that its concepts are in the public domain.

A device does not "conform" to the Wishbone spec unless it includes a "data sheet" that describes what it does, bus width, utilization, etc. The data sheet is required in order to promote reuse of a design. Making a design reusable in turn makes it easier to share with others.

Wishbone Topologies

Wishbone adapts well to common topologies such as point-to-point, many-to-many (i.e. the classic bus system), hierarchical, or even switched fabrics such as crossbar switches. In the more exotic topologies, Wishbone requires a bus controller or arbiter, but devices still maintain the same interface.

hared Bus

Pipeline

Cross Bar Switch

Comparisons

"Wishbone Control Signals Compared to Other SOC Bus Standards"

Competitors

* Avalon Bus
* AMBA bus / AHB (AMBA High-Speed Bus)
* IBM CoreConnect bus technology
* PLB Processor local Bus (part of CoreConnect)
* OPB On-chip Peripheral Bus (part of CoreConnect)
* OCP Open Core Protocol

External links

* [http://www.opencores.org/projects.cgi/web/wishbone/wbspec_b3.pdf Wishbone Version B3] - the PDF specification
* [http://www.opencores.org/projects.cgi/web/wishbone/wishbone Wishbone Bus project page]
* [http://www.opencores.org/ Opencores]
* [http://www.opencores.org/projects.cgi/web/wisbone_2_ahb/overview Wishbone To AHB project page] - Wishbone to AHB bridge


Wikimedia Foundation. 2010.

Игры ⚽ Нужен реферат?

Look at other dictionaries:

  • Wishbone — may refer to: * The wishbone, known in anatomy as the furcula, is a fused clavicle bone found in birds which is shaped like the letter Y. * The same clavicle bone as a lucky charm. * Wishbone (TV series), an educational children s television show …   Wikipedia

  • Bus (computing) — 4 PCI Express bus card slots (from top to bottom: x4, x16, x1 and x16), compared to a 32 bit conventional PCI bus card slot (very bottom) In computer architecture, a bus is a subsystem that transfers data between components inside a computer, or… …   Wikipedia

  • Computer Automated Measurement and Control — A CAMAC module made by LeCroy. Computer Automated Measurement And Control (CAMAC) is a standard bus for Data acquisition and control used in nuclear and particle physics experiments and in industry. The bus allows data exchange between plug in… …   Wikipedia

  • System bus — Example of a single system computer bus A system bus is a single computer bus that connects the major components of a computer system. The technique was developed to reduce costs and improve modularity. It combines the functions of a data bus to… …   Wikipedia

  • Control bus — A control bus is (part of) a computer bus, used by CPUs for communicating with other devices within the computer. While the address bus carries the information on which device the CPU is communicating with and the data bus carries the actual data …   Wikipedia

  • Multidrop bus — A multidrop bus (MDB) is a computer bus in which all components are connected to the same set of electrical wires. A process of arbitration determines which device gets the right to be the sender of information at any point in time. The other… …   Wikipedia

  • MOST Bus — MOST (Media Oriented Systems Transport) is a high speed multimedia network technology optimized by the automotive industry. It can be used for applications inside or outside the car. The serial MOST bus uses a ring topology and synchronous data… …   Wikipedia

  • LatticeMico32 — Concepteur Lattice Semiconductor Bits 32 bit Lancement 2006 Architecture RISC Type Registre Registre Encodage 32 bit fixe Branchement Compare and branch …   Wikipédia en Français

  • USB — This article is about the computer bus to connect peripherals. For other uses of USB, see USB (disambiguation). Universal Serial Bus Original logo Type Computer Hardware Bus …   Wikipedia

  • Industry Standard Architecture — For other uses of ISA , see Isa (disambiguation). ISA Industry Standard Architecture Five 16 bit and one 8 bit ISA slots on a motherboard Year created 1981 Created by …   Wikipedia

Share the article and excerpts

Direct link
Do a right-click on the link above
and select “Copy Link”