Configware/Software-Co-Compilation

Configware/Software-Co-Compilation

Software/Configware Co-Compilation is used for Reconfigurable Computing to generate the code for both, an instruction-stream-based microprocessor and a reconfigurable accelerator interfaced to it. Such a co-compiler (see figure) has a partitioner which accepts input from a high level language source, such as, for instance a programming language, or the output from tools like MATLAB, and automatically partitions it into parallelizable parts suitable for the reconfigurable accelerator and the rest for running on the microprocessor. By loop transformations the partitioner converts the parallelizable parts into a configware source, which is compiled by a Configware Compiler generating configware code for the configuration of the reconfigurable accelerator like, for instance an FPGA, or a coarse-grained reconfigurable array, and flowware code for organizing the data streams going from and to the accelerator.

Further reading

*1995 J. Becker, et al.: A Novel Two-Level Hardware/Software Co-Design Framework; Journal of the Brazilian Computer Society, Special Issue on Electronic Design Automation, Dec. 1995
*1995 J. Becker, et al.: A Profiling-driven Hardware/Software Partitioning of High-Level Language Specifications; Workshop on Logic and Architecture Synthesis, Grenoble, France, Dec. 1995
*1996 J. Becker, et al.: CoDe-X: A Novel Two-Level Hardware/Software Co-Design Framework; 9th International Conference on VLSI Design, Bangalore, India, Jan. 1996

External links

* [http://xputers.informatik.uni-kl.de/staff/hartenstein/lot/invited.html#phd-becker Juergen Becker: A Partitioning Compiler for Computers with Xputer-based Accelerators; Ph. D. thesis, 1995]


Wikimedia Foundation. 2010.

Игры ⚽ Нужен реферат?

Look at other dictionaries:

  • Reiner Hartenstein — (* 18. Dezember 1934 in Berlin Spandau) ist ein deutscher Informatiker. Hartenstein gilt weltweit als Pionier der Hardware Beschreibungs Sprachen, des Reconfigurable Computing und des Reconfigurable Supercomputing. Inhaltsverzeichnis 1 Leben 2 …   Deutsch Wikipedia

  • Reiner Hartenstein — (born December 18, 1934 in Berlin) is a German computer scientist. He is a professor of Computer Science (Informatik) at the University of Kaiserslautern. He earned all his academic degrees, including his Ph. D. (Dr. Ing.), from the EE department …   Wikipedia

  • Reconfigurable Supercomputing — stands for a new direction in Supercomputing, where Reconfigurable Computing methods are adopted by supercomputer architectures, like including FPGAs. From FPGA usage as accelerators, speed up factors by up to two orders of magnitude are reported …   Wikipedia

  • Reconfigurable computing — is a computer architecture combining some of the flexibility of software with the high performance of hardware by processing with very flexible high speed computing fabrics like field programmable gate arrays (FPGAs). The principal difference… …   Wikipedia

Share the article and excerpts

Direct link
… Do a right-click on the link above
and select “Copy Link”