LatticeMico32

LatticeMico32
LatticeMico32
Designer Lattice Semiconductor
Bits 32-bit
Introduced 2006
Design RISC
Type Register-Register
Encoding Fixed 32-bit
Branching Compare and branch
Endianness Big
Extensions User-defined
Open Yes
Registers
General purpose 32

LatticeMico32 is a 32-bit microprocessor soft core from Lattice Semiconductor optimized for field-programmable gate arrays (FPGAs). It uses a Harvard architecture, which means the instruction and data buses are separate. Bus arbitration logic can be used to combine the two buses, if desired.

LatticeMico32 is licensed under an open intellectual property (IP) core license. This means that the Mico32 is not restricted to Lattice FPGAs, and can be legally used on any host architecture (FPGA, ASIC, or software emulation). It is possible to embed a LatticeMico32 core into Xilinx and Altera FPGAs, in addition to the Lattice parts the LatticeMico32 was developed for.

Both the CPU core and the development toolchain are available in source-code form, allowing third-parties to implement changes to the processor architecture.

Contents

Features

  • RISC load/store architecture.
  • 32-bit data path.
  • 32-bit fixed-size instructions (all instructions are 32 bits, including jump, call and branch instructions).
  • 32 general purpose registers (R0 is typically set to zero by convention, however R0 is a standard register and other values may be assigned to it if so desired).
  • Up to 32 external interrupts.
  • Configurable instruction set including user defined instructions.
  • Optional configurable caches (direct-mapped or 2-way set-associative, with a variety of cache sizes and arrangements).
  • Optional pipelined memories.
  • Dual Wishbone memory interfaces (one read-only instruction bus, one read-write data/peripheral bus).
  • Memory mapped I/O.
  • 6 stage pipeline.

Toolchain

  • GCC - C/C++ compiler. Support for the LatticeMico32 has been added to GCC 4.5.0, but patches are available to add LatticeMico32 support to GCC 4.4.0.
  • Binutils - Assembler, linker and binary utilities. Binutils has supported the LatticeMico32 since version 2.19.
  • GDB - Debugger.
  • Eclipse - IDE.
  • Newlib - C library.
  • µCos-II, uITRON, RTEMS - Real-time operating systems.
  • uCLinux - O/S.

See also

External links


Wikimedia Foundation. 2010.

Игры ⚽ Поможем сделать НИР

Look at other dictionaries:

  • LatticeMico32 — Concepteur Lattice Semiconductor Bits 32 bit Lancement 2006 Architecture RISC Type Registre Registre Encodage 32 bit fixe Branchement Compare and branch …   Wikipédia en Français

  • OpenRISC — is the original flagship project of the OpenCores community. This project aims to develop a series of general purpose open source RISC CPU architectures. The first (and currently only) architectural description is for the OpenRISC 1000,… …   Wikipedia

  • Nios II — For School level education board in India, see National Institute of Open Schooling. Nios II Designer Altera Bits 32 bit Design RISC Endianness Little Open No …   Wikipedia

  • Milkymist — One Manufacturer Qi Hardware Release date December 27, 2010 (2010 12 27) (early developer kit), September 28, 2011  …   Wikipedia

  • Nios embedded processor — For School level education board in India, see National Institute of Open Schooling. Nios was Altera s first configurable 16 bit embedded processor for its FPGA product line. For new designs, Altera recommends the 32 bit Nios II. It is now… …   Wikipedia

  • MicroBlaze — Designer Xilinx Bits 32 bit Version 8.20 Design RISC Encoding Fixed Endianness Big/Little …   Wikipedia

  • Processeur softcore — Un processeur softcore est un processeur (CPU) implémenté sur un système reprogrammable comme un FPGA. On parle alors de système sur puce programmable (System on Programmable Chip ou SoPC). Sommaire 1 Présentation 2 Liste de processeurs softcore… …   Wikipédia en Français

  • MIPS (архитектура) — У этого термина существуют и другие значения, см. MIPS. MIPS (англ. Microprocessor without Interlocked Pipeline Stages)  микропроцессор, разработанный компанией MIPS Computer Systems (в настоящее время MIPS Technologies) в соответствии… …   Википедия

  • AVR — Логотип AVR …   Википедия

  • SuperH — …   Википедия

Share the article and excerpts

Direct link
Do a right-click on the link above
and select “Copy Link”